Abstract-After a brief review of the principle of correlated multiple sampling (CMS) and its implementation techniques in CIS readout chains, a simple CMS passive circuit that (i) requires no additional active circuitry, (ii) has no impact on the output dynamic range and (iii) does not need multiple analog-to-digital conversions (faster) is presented. The proposed circuit uses n switched capacitors to perform a CMS on 2 n samples. It is validated using transient noise simulations on a CIS readout chain based on a 4T pixel, designed with a 180nm CIS process. For a line readout time of 35 μs and a column amplifier bandwidth of 256 kHz, the proposed circuit reduces the inputreferred noise as expected by an ideal CMS.
I. INTRODUCTION
It is known that for low light CMOS image sensors (CIS) based on pinned photodiodes, the combined 1/f and thermal readout circuit noise becomes the dominant source in low light conditions [1] . Thermal noise can be drastically reduced using column level amplification and bandwidth control. 1/f noise originating from the in-pixel source follower, despite the impact of the correlated double sampling (CDS), remains the dominant noise source in low light CIS readout chains. In the last few years, correlated multiple sampling (CMS) has been used at column level for more efficient 1/f and thermal noise reduction. Two main implementations have been introduced, one using additional column level active circuitry to integrate multiple samples in one capacitor [2] and the other one performs the CMS after the analog-to-digital conversion using multiple conversions [3] . This paper presents a new simple analog implementation of CMS that (i) requires no additional active circuitry, (ii) has no impact on the output dynamic range and (iii) does not need multiple analog-todigital conversions. This paper is organized as follows. Section II reviews the CMS principle and its impact on 1/f and thermal noise. Section III reports the current implementations of CMS in state-of-the-art CIS readout chains. Section IV presents the The authors would like to thank the French Ministry of Defence (DGA) for partially funding this work. new circuit implementation and, in Section V, the proposed circuit implementation of CMS is validated using transient noise simulations. Fig. 1 shows a classical CIS readout chain based on a classical 4T pixel with a pinned photodiode and a column level amplifier. The row selector is first turned on (RS high) to select the pixel. Then, the sense node is reset to a voltage V RST higher than the pinning voltage. The transfer gate is clocked down to sink photo-generated electrons in the sense node. After auto-zeroing of the column amplifier, the reset voltage level is sampled at the output of the column amplifier. Then, the transfer gate (TX) is activated to allow the charge transfer from the pinned photodiode to the sense node. The voltage drop in the sense node is amplified and sampled at the column level amplifier output. The first (reset) and second (transfer) samples are then differentiated. This CDS process cancels the reset kT C thermal noise and reduces the 1/f 
II. CORRELATED MULTIPLE SAMPLING IN CIS
In order to evaluate the impact of CMS on thermal noise, we consider, at the input of the CMS stage, a thermal noise voltage source with a PSD N th band-limited at the first order with a cut-off frequency f c . The corresponding autocorrelation is given by [4] 
Thus, the correlation between each two different samples of the 2M is lower than R(T CMS ). For enough settling of the signal between the samples 2πf c T CMS must be higher than 5. Thus the correlation between two different samples is lower than e −5 and can therefore be neglected. Thus, the samples can be considered uncorrelated. Consequently, the variance of the thermal noise voltage at the output of the CMS stage can be derived using (1) as
Note that πf c N th is the thermal noise variance at the input of the CMS stage. Thus CMS results in a thermal noise reduction by 2 M . The impact of CMS on 1/f noise has been discussed in previous works [5] [2], we only recall the result. Consider at the input of the CMS stage a 1/f noise voltage source with a PSD of
band limited at the first order with a cut-off frequency f c . The 1/f noise variance at the output of the CMS is calculated numerically and plotted as a function of 2πf c T CMS in Fig. 3 together with the normalised thermal noise variance. The 1/f noise reduction efficiency increases with the CMS order M and reaches a plateau for M higher than 8, especially when 2πf c T CMS is high.
III. OVERVIEW OF CMS IMPLEMENTATIONS A. Analog CMS
A CMS of order M can be implemented using a SC amplifier that accumulates M consecutive samples in its Fig. 3 . Impact of CMS on 1/f and thermal noise variance feedback capacitor [2] . The drawback of this technique is that accumulation of voltages reduces the dynamic range of the readout chain by a factor of M . An alternative of the analog integration technique is the folding integration technique [2] . It allows performing CMS without reducing the dynamic range at the cost of adding two voltage references, one comparator, and some control logics. This additional circuitry introduces a feedback effect in order to prevent the output of the SC amplifier from saturation.
B. Digital CMS
Another implementation of the CMS is used in [3] [6] . It consists in the addition of the first M samples (reset) after analog-to-digital conversion and then subtract consecutively the next M ones (transfer). The main drawback of this technique is the fact that analog-to-digital conversion has to be performed 2M times during each readout.
IV. A NEW CMS IMPLEMENTATION
In this Section, an alternative to the CMS implementations reported above is presented. It avoids using additional active circuitry or multiple analog-to-digital conversions. It is based on the passive SC network using an optimal number of capacitors. Consider two capacitors, C 1 and C 2 , each one holding respectively voltages V 1 and V 2 . When connecting both capacitors, the charges held in C 1 and C 2 are shared 
The simplest way to perform an average of M samples using switched capacitors consists of holding M consecutive samples with a period of sampling T S in M capacitors and connecting them all, at MT S , to obtain the average. This process is faster than the state-of-the-art techniques reported in the previous Section at the cost of silicon area occupied by the sampling capacitors. In order to use less capacitors to average the same number of samples, one has to process the average progressively and hold the intermediate results in the capacitors instead of holding the initial samples. Consider the case where M = 2 n . One can find that the average of the 2 n consecutive samples can be calculated recursively. In fact the average of 2 n samples is calculated by connecting two capacitors, each one storing the average of 2 n−1 consecutive samples as Fig. 4 illustrates the progressive processing of the samples average over the duration needed to sample and process the total 2 n samples (2 n T S ). Equation (5) and Fig. 4 show that at 2 n T S , the average of 2 n samples is processed by connecting two capacitors, one storing the average of the first 2 n−1 samples processed at 2 n−1 T S , and the other one storing the average of the next 2 n−1 samples. One can notice that the capacitors used to compute the average of the first 2 n−1 samples are not all needed to hold this value during the processing of the next samples. Only one capacitor is needed to hold the average of the first 2 n−1 samples and the other capacitors can be reused to process the next samples. Consequently, if one considers U n−1 , the number of capacitors needed to calculate the average of 2 n−1 consecutive samples. The average of 2 n samples can be calculated using U n−1 + 1.
Finally, the number of capacitors needed to calculate the average of 2 n consecutive samples is given by
This result is very important because it shows that a CMS of order 2 n can be performed using n+1 capacitors instead of 2 n . Therefore, the implementation of CMS using this technique results in CMS layout footprint reduction of order 2 n n . Fig. 5 shows a passive SC circuit implementing this technique. It uses n + 1 identical capacitors. Consider the case n = 2. First, switches Φ 1 and Φ 2 are closed. Φ 2 is opened to hold a sample V 1 in C out . Then Φ 1 is opened after T S in order to hold the next sample V 2 in C 1 . Φ 1 is closed to calculate the average and opened to hold a voltage
The same process is iterated with capacitors C 1 and C 2 and ends with a voltage Fig. 6 shows the implementation of the averaging circuit presented in Fig. 5 in a classical CIS readout chain to perform CMS of order 2 n . Notice that the input capacitor of the ADC comparator C comp is used as C out . The corresponding timing diagram for the case n = 3 is depicted in Fig. 7 . the voltage at the input of the comparator corresponds to the difference between the voltage levels before and after opening the autozeroing switch (AZ). The same averaging circuit computes the average of 2 n samples during the reset phase and the average is stored in capacitor C comp . Then, the auto-zeroing switch (AZ) is opened and the voltage at the input of the comparator becomes the difference between the average current output and the average calculated at the reset phase. Once the average of the 2 n samples of the transfer phase is calculated, the ramp is activated together with the counter as shown in Fig. 7 for the case n = 3. Compared to a classical CIS readout chain, only two additional capacitors are needed with no active circuitry. The logic circuit needed to control the switches is common to all the columns of the imager, thus its footprint is not significant.
V. TRANSIENT NOISE SIMULATION RESULTS
In order to validate the new CMS circuit presented in this paper. The CIS readout chain presented in Fig. 6 , using the analog averager for the case n = 3 to perform a CMS of order 8, is simulated using ELDO transient noise simulation. The line readout time is set to 35μs for a column amplifier bandwidth of 265 kHz and gain of 8 (in order to minimize the contribution of the ADC comparator to the input referred noise). The design kit used for this simulation is a 180 nm process dedicated to CIS. Simulations of 1/f and thermal noise are performed separately. Note that the averaging circuit can perform CMS of orders from 1 (correponding to the simple CDS) up to 8. Fig. 8 shows the input-referred thermal noise as a function of the CMS order M together with a 1/ √ M theoretical decrease expectation curve. This figure shows that, as expected, thermal noise reduction follows a 1/ √ M decrease. Fig. 9 shows the 1/f component of the input referred noise for M varying between 1 and 8. It shows that CMS reduces 1/f noise by about 30% for a CMS of order 4 and 33% for order 8. Thus for 1/f noise using CMS of orders higher than 4 does not bring any significant decrease.
VI. CONCLUSION
In a CIS readout chain based on a 4T pixel, a CMS of order M reduces thermal noise by 2 M . CMS is a general case of CDS. Thus it reduces significantly 1/f noise and offset. The 1/f noise reduction using CMS increases with M and reaches a plateau at M = 8. In state-of-the-art CIS readout chains, CMS is performed after analog-to-digital conversion or using analog active circuitry. In this paper, a new implementation of CMS is introduced. It uses only n additional switched capacitors at the bottom of each column to perform a CMS of order 2 n . The proposed , whereas the 1/f noise is reduced by 30% for M = 4 but no significant additional decrease occurs for M larger than 8.
